Abstract. The dependence of the ramp geometry on high-or low-angle ion-beam etching, used to structure ramp-type Josephson junctions based on ReBa 2 Cu 3 O 7−δ high-T c superconductors, is investigated by cross-section transmission electron microscopy. The surface quality, interfaces and crystal defects are analysed by high-resolution electron microscopy. Technical difficulties to reproducibly obtain the desired slope angle and shape make high-angle ion-beam etching less interesting although the surface quality is comparable and no systematic differences in electrical properties are observed.
Introduction
Josephson junctions (JJs) based on the high-T c superconductor ReBa 2 Cu 3 O 7−δ (ReBCO), with Re = rare earth, can be fabricated in different geometries [1] . The ramp-type geometry applied in a c-axis-oriented multilayer of ReBCO favours tunnelling parallel to the ab plane where the coherence length is maximum, thus making it easier to obtain a non-vanishing d.c. supercurrent. Moreover, ramp-type JJs, rather than other junction types, have a geometry (see figure 1) that allows for control of the electrical properties through changes of the barrier layer material and/or thickness. The product of the critical current and the normalstate resistance is an important figure of merit for a JJ. The use of PrBa 2 Cu 3−x Ga x O 7−δ (PrBCGaO) as barrier layer material results in junctions with a higher normal-state resistance than the use of undoped PrBa 2 Cu 3 O 7−δ (PrBCO) as the barrier layer material while it leaves the critical current unaffected [2] .
The geometry of ramp-type junctions also facilitates the formation of quantum-interference devices (SQUIDs) with very small loop inductances for digital applications. This is performed by placing two junctions back to back (see figure 2) . The loop is then effectively defined by the thickness of the insulating layer and the spacing between the junctions. Both parameters can be well controlled in a standard lithographic process. Thus, sub-picohenry loop-inductances are obtained. This small value enables the formation of a lumped-circuit inductor by structuring a narrow strip-line in the top electrode (in the four-layer part), by which reproducible inductances L are obtained of some 1.4 pH. A parallel capacitance C, necessary to make the junction hysteretic, is implemented as a wider part in the strip line. Figure 3 shows a micrograph obtained by scanning electron microscopy (SEM) of a realized comparator structure.
This structure has proven to be particularly useful in constructing a periodic-threshold comparator structure for superconducting digital applications [3] . The socalled quasi-one junction SQUID (QOS) is simply a very asymmetric SQUID structure, and behaves in most cases much like a single-junction SQUID. The periodic dependence of the circulating (shielding) current in a superconducting loop, as a consequence of flux quantization, is useful for digital applications. The way to define a digital '1' or '0' (figure 2) is then by sensing the direction of the circulating current in the digitizing junction J 0 which in turn is a periodic function of the analogue input I a . This is done by adding a very high and sharp current pulse (I p ) to the circuit that is just able to switch the large sampling junction (J s ) in the asymmetric SQUID to the voltage state, if the shielding current is clockwise. Thus, a voltage pulse (V out ) appears ('1') and in the cases where the shielding current is counter clockwise, the circuit does not come into the voltage state ('0').
In a binary code, each bit is also a periodic function of the input signal, with a period doubling for each higher significant bit. To construct an n-bit Gray-code analogueto-digital converter (ADC) one just has to divide the input signal (by e.g. an R-2R resistor ladder) into n identical QOS comparators. The advantage of superconducting ADCs is the promise of much higher input bandwidths (up to THz frequencies). For 'flash'-ADCs, by virtue of the intrinsic periodicity of the supercurrent, there is an additional advantage that only n comparators are needed, instead of the 2 n −1 needed in a semiconductor architecture. JJs with a ramp-type geometry are prepared by structuring a ramp edge in a ReBCO base electrode and separating layer. Afterwards a barrier layer and a top electrode are epitaxially grown over this structured ramp. Different techniques such as wet chemical etching [4] , shadow mask technique [5] and ion-beam etching [6] are known to structure ramp edges in ReBCO layers. Using ion-beam etching the process of ramp-structuring is more controllable. When ramp structures are made by ion-beam etching usually a photoresist mask is used to protect the parts which do not have to be ion-beam etched. Etching of a strip of photoresist with the ion beam perpendicular to the film surface yields, on the two sides of the strip, ramp edges produced under identical conditions of ionbeam incidence. Etching with an incident ion beam not perpendicular to the original surface allows the tuning of the slope angle. However, one line of photoresist then gives rise to two ramp edges fabricated under different conditions of ion-beam incidence to the final ramp surface. The ramp which is facing away from the ion-beam gun is created under low-angle ion-beam incidence and the ramp which is facing towards the ion-beam gun is created under high-angle ion-beam incidence. The etching rate and the damage caused by ion-beam etching depend on the angle of incidence of the ion-beam [7] . The surface quality and morphology of the ramp edge and the subsequent growth of the barrier layer strongly influence the electrical properties of the JJ. Therefore the question was put forward of whether the surface quality and morphology of the ramp edges created using low-and high-angle ion-beam etching differ and whether both types are usable to make reproducible JJs with the desired electrical properties. This question is especially important for the realization of a comparator structure consisting of two back-to-back JJs.
The amount of work published on the microstructural characterization of ramp-type JJs with PrBCO or PrBCGO as barrier layer is limited. Lebedev et al [8] report an increasing slope angle with increasing distance from the substrate, presumably caused by the different etching rates of YBCO and PrBCO. The ramp structures they report on were created with perpendicular ion-beam etching. Wen et al [9] report on the microstructure of ramp-type JJs for different substrates. The film deposition and ionbeam etching procedures are largely identical to the one reported here. The etching angle used to produce the DyBCO/PrBCO/DyBCO ramps was 45 • † [10] . They mainly observed that ramps facing away from the ion gun have a dimple in the substrate near the base of the junction and that less substrate material is removed for the ramps facing towards the ion gun than on the neighbouring ramps. This was explained by the increased flux of ions at the foot of the junction due to reflection. The barrier layer of ramps facing away from the ion source has in general less sharp interfaces but the eventual negative influence on the properties of the JJ is not clear.
We have studied the geometry, surface roughness and surface quality of ramp-type edges of high-T c superconducting JJs with a PrBCGO barrier layer to reveal the differences between edges created with lowor high-angle ion-beam etching by means of electrical measurements and cross-section transmission electron microscopy (TEM). The consequences of high-and lowangle ion-beam etching on the continuous overgrowth of the barrier and top electrode layer are discussed. 
Experimental methods
All layers have been deposited by off-axis radiofrequency magnetron sputtering on SrTiO 3 substrates from single stoichiometric targets. The geometry of the ramp-type junctions is shown schematically in figure 1 as well as the naming scheme used in this text. The base electrode of DyBa 2 Cu 3 O 7−δ (E1) and the separating layer of PrBa 2 Cu 3 O 7−δ (S) have been deposited in one vacuum cycle. The surface was covered by a 1.2 µm thick photoresist mask of parallel lines, aligned along one of the cube axes of the SrTiO 3 substrate. The ramp-type structures were created using an argon Kaufmann source (V = 500 eV, I = 10 mA, 3 cm diameter) under an angle of ψ = 45
• . After chemical removal of the photoresist, the surface of etched and unetched parts was cleaned by removing 20 to 30 nm of material with the same source operating 1 min at 500 eV and 3 min at 50 eV. Without breaking the vacuum the sample was transported from the ion-etch chamber into the sputtering chamber. Inside the latter it was heated in the sputter atmosphere (20 Pa Ar:O 2 = 1:1, 0.1% H 2 O gas) at 790
• C for 1 h to achieve re-oxygenation of the surfaces. Subsequently the barrier layer of PrBa 2 Cu 3−x Ga x O 7−δ (B) and the top electrode of DyBa 2 Cu 3 O 7−δ (E2) were deposited. Afterwards a SrTiO 3 cover layer was deposited (ex situ) with laser ablation. This layer has no technological purposes and served only as a marker of the final growth surface for the electron microscopy (EM) study. The samples studied here are made on purpose with a multiple-mask (spacing 10 µm masked, 10 µm unmasked) using the same deposition procedures as the operational junctions, so that cross-section EM samples contain many junctions. Also ramp structures, created using the same conditions but without the barrier and top electrode layer were investigated. We will refer to the latter as bare ramps. The critical current densities were determined on ramp contacts: these are ramp-type junctions without any barrier layer. More details on the fabrication process have been reported elsewhere [2, 11] .
The angle between the ion beam and the original film surface will be defined as ψ and the angle between the ramp surface and the interface with the substrate as α (figure 4). So ramps facing away from the ion source (defined here as type I ramps), with e.g. a slope angle α = 15
• , are created with an incident ion beam of 30
• with respect to the final ramp surface. Ramps facing towards the ion source (defined here as type II), with the same slope angle α = 15
• , are etched with the incident ion beam at 120
• to the final ramp surface.
There is an inhomogeneous distribution of the ion-beam flux resulting in a difference of the amount of material removed over the 1 × 1 cm substrate. It can happen that 20 nm of SrTiO 3 is etched away at the foot of a certain edge while 20 nm of the base electrode still remains near the foot of another edge, spaced by nearly 1.4 cm on the substrate from the first edge. As a result the etching procedure can be incomplete, i.e. a part of DyBCO not covered by photoresist remains on the substrate. However, this problem is specific to the multiple mask used for this EM study with 1000 edges per centimetre since for electrical measurements only five junctions are created on a substrate. Adjacent edges have always been investigated to avoid the influence of the inhomogeneous distribution of the ion-beam flux.
Cross-section samples for EM are mechanically polished with a tripod to a thickness of 15 µm on diamond lapping foils. Further thinning is done in a Balzers RES 010 using Ar ion milling of 4.5 keV and 0.5 mA at an angle of 15
• . Once colour fringes start to appear the conditions are changed to 3 keV, 0.3 mA and 10
• . High-resolution electron microscopy (HREM) and electron diffraction (ED) investigations are performed on a JEOL 4000 EX and a Philips CM 20 microscope. All crosssection EM micrographs shown here are recorded with the [001] axis of the ReBCO layers perpendicular to the electron beam.
Results
The investigated ramps are generally of good quality with the expected geometry. All layers are c-axis oriented and the overgrown barrier layers and top electrodes have epitaxial c-axis orientation for all the analysed slope angles. This is shown in a representative diffraction pattern taken over the whole ramp area (figure 5). The different layers can clearly be distinguished in low magnification images such as figure 6 . The interfaces between the various layers are sharp and flat. The high quality is also reflected in the electrical properties [2] and indicates that the fabrication procedure is close to being optimized.
A ramp can be divided into three zones with different slope angles: a foot (f) near or in the substrate, a middle part (m) with the interfaces between barrier layer and electrodes which is important for the actual tunnelling and a top (t) where the edge joins the unetched film part. These three zones are indicated on the low-magnification image of a representative example of a type I ramp edge in figure 6. Although these are complete ramp-type JJs (with B and E2 layers), still the shape of the ramp edge, created by ion etching in the bottom layers (SrTiO 3 , E1 and S) and indicated by small arrows in figure 6 , can be analysed. This ramp edge, etched facing away from the ion source ( figure 6(a) ), has a linear slope with an angle α = 28
• in the middle part, a slightly smaller slope angle (22
• ) at the foot of the edge in the substrate and a rounded top with a slope angle α = 15
• . The B and E2 layers grow over the edge in a continuous smooth way and the final growth surface of the E2 layer follows the shape of the etched ramp. Figure 6 (b) shows the type II ramp edge adjacent to the type I ramp edge shown in figure 6(a) . The three zones with the respective slope angles can be described as follow: the top at the interface with the separating layer is concave with an average angle of 35
• , the middle part (situated near the interface S/E1) is linear with a slope of 20
• and the foot in the substrate has an angle of 15
• . Typically the top of the edge is not rounded for type II ramp edges but is angular. The final growth surface of E2 is rough and consists of horizontal plateaus and steep edges with angles of 30
• to 35
• . For low slope angles the difference between type I and type II is already apparent on bare ramps without overgrown layers, as can be seen in figure 7 . The top and bottom of the slopes are marked by white arrows. The type I edge (a) is smooth with a linear slope of 11
• while the type II edge (b) is very rough ( α 2 ≤ 10 • ). Usually the unevenness on the surface of the type II ramps which can be up to 10 nm, occurs near the top with the unetched part and near the foot of the edge. Notice there is no dip at the foot of the edge in both cases. There are situations in which ionbeam etching using a high angle results in a linear slope, indicated by arrows in figure 8 , and a smooth surface on which a continuous smooth overgrowth can take place.
The interfaces between the electrode layers E and the barrier layer B are the heart of the JJs and determine, together with possible defects in the B layer, the electrical characteristics of the junction. The possible damage at the ramp interface induced by the Ar ion-beam etching and cleaning procedure is an important factor in determining the interface quality. This damage was found to be very dependent on the acceleration voltage (figure 9). Ramp contacts showed clear weak-link behaviour when cleaned with ions having kinetic energies of 500 eV and 200 eV and large periodic modulation (up to 50%) of the critical current on weak magnetic fields. The 500 eV cleaned ramp contacts showed a reduction of one order of magnitude in J c with respect to the thin-film value. When they had been cleaned subsequently for some time at 50 eV, this weaklink behaviour was not observed and the critical current density was found to be very close to the ideal value for DyBCO thin films.
The interfaces E1/B and B/E2, as well as the quality of all layers, were investigated using HREM. More structural and crystallographic details are reported in [12, 13] . No amorphous layer is present at the interface between E and B layers and no secondary phases are detected. Usually the interface E1/B is more easily visible on the low magnification and HREM micrographs than the interface B/E2 due to the inequivalent growth conditions. The E1/B interface contains more defects such as Cu-O double layers and anti-phase boundaries (APBs) due to the ex situ processing. A typical HREM image of the interface of the B layer with the E1 layer, for a type I ramp, is shown in figure 10 . The HREM contrast difference between DyBCO and PrBCGO is very small. The interface can be recognized more easily because APBs, originating at the substrate, end at the interface with the B layer. The E1/B interfaces of the type II ramps show no structural differences in defect density as compared to type I ramps. We observed no significant difference in critical current densities between ramp contacts that were facing (type II) and facing away (type I) from the ion beam during etching respectively (figure 11).
Discussion
The ramp edges created with low-and high-angle ionbeam etching are clearly different in shape and slope angle. For neighbouring edges the slope angle of the middle part is always higher for type I edges. The morphological differences are summarized in table 1. Systematic differences in amount of substrate material removed at the foot of the junction, as reported by Wen et al [9] , were not detected. However, it is important to etch far enough so as to remove all E1 material, which is not protected by photoresist, because otherwise a contact E1/B/E2 exists along the c axis of the film as shown in figure 7 . This could give rise to tunnelling along the c axis and should therefore be avoided.
The angle ψ between the ion beam and the original surface, which was maintained at 45
• in this study, yields ramps with slope angles α varying from 10
• depending on the etch time and the position on the substrate. The fact that the ramps have a slope angle different from 45
• , especially for the ramps facing away from the ion source, can be understood if the etch rate and the shadow of the photoresist are taken into account. The etch rates for the reported etch conditions are: 60 nm min −1 for photoresist, 30 nm min −1 for ReBCO and 15 nm min −1 for SrTiO 3 . The thickness of the photoresist layer (1.2 µm) is much higher than the film thickness (100-150 nm) so throughout the etching process a shadow effect will be important for the edges facing away from the ion source. The rounded top part of type I edges is a consequence of the shadow effect. This effect is absent for high-angle edges and as a result the top part of these edges is always sharp and like a corner.
The spectacular difference between edges of type I and II with low slope angles of 10
• to 12
• is also related to the shadow effect. The side surface of the photoresist line is not necessarily smooth. A roughness on this surface can reflect the ions and result in a locally higher flux which created the unevenness in the type II ramps. For type I ramps, the possible roughness lies in the shadow and plays no role. As a consequence the restrictions on the photoresist line quality are more severe for type II ramps. The investigation of different samples with the special geometry allows a statistical approach to determine average ramp profiles for different slope angles. These ramp profiles, which represent the ramp-edge geometry with different amounts of material removed, are in fact snapshots of the evolution of the ramp-edge geometry as a function of etch time. The evolution of the ramp profile for lowangle ion-beam etching is shown in figure 12(a) . The arrowheads mark the unetched surface which was covered by the photoresist layer. For all analysed slope angles, between 11
• and 28
• , a linear slope is obtained. The slope angle of the foot is lower when it extends in the substrate due to the lower etch rate of SrTiO 3 . On this type I ramp a smooth continuous overgrowth is always achieved. This means that for low-angle ion-beam etching, the final slope angle, obtained by etching an aligned photoresist line on the substrate for a certain time, is not important to ensure a smooth continuous B layer.
The evolution of the ramp profile for high-angle ionbeam etching is shown in figure 12(b) . In the beginning the ramp surface is very rough then it evolves to a smooth surface with a linear slope. If the etching procedure is continued, a concave edge with an extended foot is created. A smooth continuous overgrowth is only observed on the linear ramp edge with an angle of 21
• as shown in figure 8 . These results indicate that for high-angle ion-beam etching the etch time is critical and also the position and quality of the photoresist line on the substrate are important. The technical difficulties in obtaining reproducibly linear slopes with high-angle ion-beam etching render its application in the fabrication of ramp-type JJs less interesting. Moreover, a constant B layer thickness is desired to minimize the spread on the electrical properties. We observed that concave edges always give rise to a rough overgrowth of the B layer with a large spread in thickness measured in the ab plane. Some straightforward considerations can explain the rough covering on concave ramp edges. When looking at a schematic representation of edges on a unit cell scale, it is obvious that a concave edge contains long vertical steps with only small horizontal plateaus. The nucleation sites of the B layer are located in the shallow ridges between steps and plateaus as was previously reported [14] . This knowledge combined with the growth speed anisotropy of ReBCO shows that a smooth covering is more difficult to achieve on concave edges. The restricted size of the plateaus prohibits the growth in the plane of the plateau while nucleation sites on different plateaus have not yet coalesced because, taking into account the lower growth rate in the c direction, they cannot overcome the high steps in the c direction. If plateau A, below a certain plateau B, is fully covered and the domain height on plateau A is sufficient, only then can the domain on plateau B grow further in the plane of the plateau. This effect can be responsible for the rough overgrowth of the B and top layer on concave type II edges and renders concave edges less suited to obtain reproducible JJs.
Conclusion
Our study shows that ramp-type JJs can be produced by low-or high-angle ion-beam etching. The interface quality is comparable for both cases and no systematic differences in the electrical properties could be found. Therefore the comparator structure can be produced by etching in one step a single photoresist line using for one JJ high-angle etching and for the other JJ low-angle etching. However, one should realize that the technical difficulties to obtain, in a reproducible way, the desired slope shape and slope angle are greater for high-angle ion-beam etching.
